Accesibility Adjustments

Choose the right accessibility profile for you
OFF ON
Highlight Links Highlights all the links on the site!
OFF ON
Pause Animations Animations will be paused on the site!
OFF ON
Dyslexia Font Dyslexia Font will be applied on the site!
OFF ON
Hide Images All images will be hidden on the site!
Choose the right accessibility profile for you
Adjust Font Sizing
Default
High Saturation
High Contrast
Light Contrast
Dark Contrast
Adjust Letter Spacing
Default
Adjust Line Height
Default
Speak Mode
Align Center
Align Left
Align Right

ORGANIZACIJA I ARHITEKTURA RAČUNARA II


Semester: 1
ECTS: 6
Status: Obavezan
Lessons: 3+1+0
Double: Ne
ECTS catalogue
Learning outcomes:

After passing the exam, it is expected that the student will be capable to: 1. Analize functioning of the processor designed based on the microprogramming control unit, 2. Describe and analize in detail the pipelining technique used to enhance computer’s performances, 3. Describe in detail the memory hierarchical organization, as well as exploiting caches and virtual memory in order to enhance computer’s performances, 4. Analize in detail functioning of the I/O devices and buses, as well as connecting and communication I/O devices to memory, processor, and operating system, 5. Define idea of parallel processors, 6. Analize functioning of the SIMD and MIMD computers, 7. Analize in detail functioning of the MIMS computers connected by a single bus and MIMD computers connected by a network.

Teaching staff

Name Lectures Exercises Laboratory
BORIS MARKOVIĆ1x1
VESELIN IVANOVIĆ3x0

New announcement - 12.02.2025 13:41

New announcement - 02.02.2025 20:35

New announcement - 03.01.2025 15:44

New announcement - 29.12.2024 22:22

New announcement - 29.09.2024 17:02

New announcement - 29.09.2024 16:19

//